Abstract
This paper presents the use of a Verilog-A compact
model for integrated spiral inductors, for the simulation of ClassD CMOS oscillators. The model takes into consideration the geometric parameters characterising the inductor layout, as well as the technological parameters. The accuracy of the model is checked against simulations with ASITIC simulator and limitations of the model are established. The model is integrated into Cadence environment, offering the designer the possibility to efficiently simulate radio frequency blocks considering the non-idealities of both the inductors and the transistors in nanometric technologies. The particular case for a class-D oscillator is illustrated.
model for integrated spiral inductors, for the simulation of ClassD CMOS oscillators. The model takes into consideration the geometric parameters characterising the inductor layout, as well as the technological parameters. The accuracy of the model is checked against simulations with ASITIC simulator and limitations of the model are established. The model is integrated into Cadence environment, offering the designer the possibility to efficiently simulate radio frequency blocks considering the non-idealities of both the inductors and the transistors in nanometric technologies. The particular case for a class-D oscillator is illustrated.
Original language | English |
---|---|
Pages (from-to) | 114-118 |
Journal | International Journal of Microelectronics and Computer Science |
Volume | 7 |
Issue number | 3 |
Publication status | Published - Dec 2016 |
Keywords
- Verilog-A
- RF modeling
- tapered Inductor
- Class D Oscillator