Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

The increasing rate of digitalization and the growing use of the Internet-of-Things translate into a rise in demand for sensor-to-digital interface circuits and electronics for processing information. This demand increases the need for a standard workflow, which allows a straightforward comparison between active building-blocks (both amplifiers and comparators) with different architectures. Although comparators are essential building-blocks in many circuit architectures, there is no standard workflow to simulate and compare different circuit topologies. This paper proposes a systematic design workflow to simulate dynamic voltage comparators. The workflow consists of the “testbenches” and a simulation setup for extracting key parameters of comparator performance, such as static-offset, random-offset, worst-case comparison-time for both hard and soft decisions, power dissipation, and input-referred noise. As an example, this paper implements the methodology in Virtuoso environment and presents results for different dynamic comparators in a 28-nm standard bulk-CMOS technology.
Original languageEnglish
Title of host publicationTechnological Innovation for Connected Cyber Physical Spaces
Subtitle of host publication14th IFIP WG 5.5/SOCOLNET Doctoral Conference on Computing, Electrical and Industrial Systems, DoCEIS 2023, Caparica, Portugal, July 5–7, 2023, Proceedings
EditorsLuís M. Camarinha-Matos, Filipa Ferrada
Place of PublicationCham
PublisherSpringer
Pages279-289
Number of pages11
ISBN (Electronic)978-3-031-36007-7
ISBN (Print)978-3-031-36006-0
DOIs
Publication statusPublished - 2023
Event14th IFIP WG 5.5/SOCOLNET Advanced Doctoral Conference on Computing, Electrical and Industrial Systems, DoCEIS 2023 - Caparica, Portugal
Duration: 5 Jul 20237 Jul 2023

Publication series

NameIFIP Advances in Information and Communication Technology
PublisherSpringer
Volume678
ISSN (Print)1868-4238
ISSN (Electronic)1868-422X

Conference

Conference14th IFIP WG 5.5/SOCOLNET Advanced Doctoral Conference on Computing, Electrical and Industrial Systems, DoCEIS 2023
Country/TerritoryPortugal
CityCaparica
Period5/07/237/07/23

Keywords

  • Comparator Testbench
  • Dynamic Comparators
  • Simulation Workflow

Fingerprint

Dive into the research topics of 'Systematic Design Methodology for Optimization of Voltage Comparators in CMOS Technology'. Together they form a unique fingerprint.

Cite this