Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners

Rui Manuel Leitão Santos-tavares; João Carlos da Palma Goes; DEE Group Author

doi:10.1109/VLSI-SoC.2013.6673238

Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners

Rui Manuel Leitão Santos-tavares, João Carlos da Palma Goes, DEE Group Author

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

19 Citations (Scopus)

Abstract

This paper presents the design of single-stage amplifiers with enhanced DC gain without the need of using any cascode devices or any positive-feedback or feed-forward techniques. Instead, two voltage-combiners are used in replacement of the traditional tail current-source that is normally employed to bias the differential-pair. Simulation results of a properly optimized circuit example, using AIDA-C a state-of-the-art multi-objective multi-constraint circuit-level optimization tool, demonstrate that DC gains above 50 dB can be achieved, together with high energy efficiency (a figure-of-merit of about 1300 MHz-pF/mA has been achieved).

Original language	Unknown
Title of host publication	-
Pages	19-22
DOIs	https://doi.org/10.1109/VLSI-SoC.2013.6673238
Publication status	Published - 1 Jan 2013
Event	21st International Conference on Very Large Scale Integration (VLSI-SoC), 2013 IFIP/IEEE - Duration: 1 Jan 2013 → …

Conference

Conference	21st International Conference on Very Large Scale Integration (VLSI-SoC), 2013 IFIP/IEEE
Period	1/01/13 → …

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/VLSI-SoC.2013.6673238

Cite this

@inproceedings{5f87fe0059374927b1498b1c7c66545f,

title = "Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners",

abstract = "This paper presents the design of single-stage amplifiers with enhanced DC gain without the need of using any cascode devices or any positive-feedback or feed-forward techniques. Instead, two voltage-combiners are used in replacement of the traditional tail current-source that is normally employed to bias the differential-pair. Simulation results of a properly optimized circuit example, using AIDA-C a state-of-the-art multi-objective multi-constraint circuit-level optimization tool, demonstrate that DC gains above 50 dB can be achieved, together with high energy efficiency (a figure-of-merit of about 1300 MHz-pF/mA has been achieved).",

keywords = "circuit optimisation, figure-of-merit, multiobjective multiconstraint circuit-level optimization tool, voltage-combiners, Energy-Efficiency, Multi-Objective Multi-Constraint Optimization, Common-Drain, Common-Source, single-stage amplifier design, Analog Integrated Circuit Sizing, enhanced DC gain, AIDA-C, cascode devices, tail current-source, Electronic Design Automation, energy efficiency, improved energy-efficiency, operational amplifiers, Single-Stage, Voltage-Combiners, OTA, gain enhancement",

author = "Santos-tavares, {Rui Manuel Leit{\~a}o} and Goes, {Jo{\~a}o Carlos da Palma} and {DEE Group Author}",

note = "Sem pdf; null ; Conference date: 01-01-2013",

year = "2013",

month = jan,

day = "1",

doi = "10.1109/VLSI-SoC.2013.6673238",

language = "Unknown",

isbn = "978-1-4799-0522-5; 978-1-4799-0524-9",

pages = "19--22",

booktitle = "-",

}

TY - GEN

T1 - Single-stage amplifiers with gain enhancement and improved energy-efficiency employing voltage-combiners

AU - Santos-tavares, Rui Manuel Leitão

AU - Goes, João Carlos da Palma

AU - DEE Group Author

N1 - Sem pdf

PY - 2013/1/1

Y1 - 2013/1/1

N2 - This paper presents the design of single-stage amplifiers with enhanced DC gain without the need of using any cascode devices or any positive-feedback or feed-forward techniques. Instead, two voltage-combiners are used in replacement of the traditional tail current-source that is normally employed to bias the differential-pair. Simulation results of a properly optimized circuit example, using AIDA-C a state-of-the-art multi-objective multi-constraint circuit-level optimization tool, demonstrate that DC gains above 50 dB can be achieved, together with high energy efficiency (a figure-of-merit of about 1300 MHz-pF/mA has been achieved).

AB - This paper presents the design of single-stage amplifiers with enhanced DC gain without the need of using any cascode devices or any positive-feedback or feed-forward techniques. Instead, two voltage-combiners are used in replacement of the traditional tail current-source that is normally employed to bias the differential-pair. Simulation results of a properly optimized circuit example, using AIDA-C a state-of-the-art multi-objective multi-constraint circuit-level optimization tool, demonstrate that DC gains above 50 dB can be achieved, together with high energy efficiency (a figure-of-merit of about 1300 MHz-pF/mA has been achieved).

KW - circuit optimisation

KW - figure-of-merit

KW - multiobjective multiconstraint circuit-level optimization tool

KW - voltage-combiners

KW - Energy-Efficiency

KW - Multi-Objective Multi-Constraint Optimization

KW - Common-Drain

KW - Common-Source

KW - single-stage amplifier design

KW - Analog Integrated Circuit Sizing

KW - enhanced DC gain

KW - AIDA-C

KW - cascode devices

KW - tail current-source

KW - Electronic Design Automation

KW - energy efficiency

KW - improved energy-efficiency

KW - operational amplifiers

KW - Single-Stage

KW - Voltage-Combiners

KW - OTA

KW - gain enhancement

U2 - 10.1109/VLSI-SoC.2013.6673238

DO - 10.1109/VLSI-SoC.2013.6673238

M3 - Conference contribution

SN - 978-1-4799-0522-5; 978-1-4799-0524-9

SP - 19

EP - 22

BT - -

Y2 - 1 January 2013

ER -