2 Citations (Scopus)
14 Downloads (Pure)

Abstract

Electronics on paper enable some specific applications out of conventional ones which require innovative approaches and concepts on the design of devices and systems. Within this context, this work demonstrates that a unique set of characteristics can be combined in planar dual-gate oxide–based field effect transistors with a back floating electrode using paper simultaneously as substrate and dielectric. The working principle of these transistors relies on the formation of electric double layers at the semiconductor/paper and paper/back floating electrode interfaces (associated to ions displacement within the paper) that can be disturbed by a voltage applied at a secondary gate, by the back floating potential or by the combination of both. This feature allows for the control of the on-voltage of the transistors, from depletion to enhancement mode, for instance. Moreover, this specific characteristic allows the implementation of universal logic gates (NAND and NOR) using only one transistor, by setting the proper combination of the voltage level applied at each gate. This way a simple and universal device architecture can be envisaged towards the simplification of the production of low power electronic systems on paper.

Original languageEnglish
Article number1800423
JournalAdvanced Electronic Materials
Volume4
Issue number12
DOIs
Publication statusPublished - 1 Dec 2018

Fingerprint

Logic gates
Field effect transistors
Oxides
Transistors
Electric potential
Low power electronics
Gates (transistor)
Electrodes
Electronic equipment
Ions
Semiconductor materials
Substrates

Keywords

  • dual-gate oxide-based field effect transistors
  • paper electronics
  • paper transistors
  • universal logic gates

Cite this

@article{68f71b41385d4996a396b26e5a6676bf,
title = "Planar Dual-Gate Paper/Oxide Field Effect Transistors as Universal Logic Gates",
abstract = "Electronics on paper enable some specific applications out of conventional ones which require innovative approaches and concepts on the design of devices and systems. Within this context, this work demonstrates that a unique set of characteristics can be combined in planar dual-gate oxide–based field effect transistors with a back floating electrode using paper simultaneously as substrate and dielectric. The working principle of these transistors relies on the formation of electric double layers at the semiconductor/paper and paper/back floating electrode interfaces (associated to ions displacement within the paper) that can be disturbed by a voltage applied at a secondary gate, by the back floating potential or by the combination of both. This feature allows for the control of the on-voltage of the transistors, from depletion to enhancement mode, for instance. Moreover, this specific characteristic allows the implementation of universal logic gates (NAND and NOR) using only one transistor, by setting the proper combination of the voltage level applied at each gate. This way a simple and universal device architecture can be envisaged towards the simplification of the production of low power electronic systems on paper.",
keywords = "dual-gate oxide-based field effect transistors, paper electronics, paper transistors, universal logic gates",
author = "Diana Gaspar and Jorge Martins and Pydi Bahubalindruni and Lu{\'i}s Pereira and Elvira Fortunato and Rodrigo Martins",
note = "info:eu-repo/grantAgreement/FCT/5876/147333/PT# info:eu-repo/grantAgreement/EC/H2020/640598/EU# info:eu-repo/grantAgreement/EC/H2020/692373/EU# info:eu-repo/grantAgreement/EC/H2020/685758/EU# info:eu-repo/grantAgreement/FCT/5876/147333/PT# project PapEl, reference PTDC/CTM-NAN/5172/2014. PD/BD/52627/2014. SFRH/BD/122286/2016.",
year = "2018",
month = "12",
day = "1",
doi = "10.1002/aelm.201800423",
language = "English",
volume = "4",
journal = "Advanced Electronic Materials",
issn = "2199-160X",
publisher = "Wiley-VCH Verlag",
number = "12",

}

TY - JOUR

T1 - Planar Dual-Gate Paper/Oxide Field Effect Transistors as Universal Logic Gates

AU - Gaspar, Diana

AU - Martins, Jorge

AU - Bahubalindruni, Pydi

AU - Pereira, Luís

AU - Fortunato, Elvira

AU - Martins, Rodrigo

N1 - info:eu-repo/grantAgreement/FCT/5876/147333/PT# info:eu-repo/grantAgreement/EC/H2020/640598/EU# info:eu-repo/grantAgreement/EC/H2020/692373/EU# info:eu-repo/grantAgreement/EC/H2020/685758/EU# info:eu-repo/grantAgreement/FCT/5876/147333/PT# project PapEl, reference PTDC/CTM-NAN/5172/2014. PD/BD/52627/2014. SFRH/BD/122286/2016.

PY - 2018/12/1

Y1 - 2018/12/1

N2 - Electronics on paper enable some specific applications out of conventional ones which require innovative approaches and concepts on the design of devices and systems. Within this context, this work demonstrates that a unique set of characteristics can be combined in planar dual-gate oxide–based field effect transistors with a back floating electrode using paper simultaneously as substrate and dielectric. The working principle of these transistors relies on the formation of electric double layers at the semiconductor/paper and paper/back floating electrode interfaces (associated to ions displacement within the paper) that can be disturbed by a voltage applied at a secondary gate, by the back floating potential or by the combination of both. This feature allows for the control of the on-voltage of the transistors, from depletion to enhancement mode, for instance. Moreover, this specific characteristic allows the implementation of universal logic gates (NAND and NOR) using only one transistor, by setting the proper combination of the voltage level applied at each gate. This way a simple and universal device architecture can be envisaged towards the simplification of the production of low power electronic systems on paper.

AB - Electronics on paper enable some specific applications out of conventional ones which require innovative approaches and concepts on the design of devices and systems. Within this context, this work demonstrates that a unique set of characteristics can be combined in planar dual-gate oxide–based field effect transistors with a back floating electrode using paper simultaneously as substrate and dielectric. The working principle of these transistors relies on the formation of electric double layers at the semiconductor/paper and paper/back floating electrode interfaces (associated to ions displacement within the paper) that can be disturbed by a voltage applied at a secondary gate, by the back floating potential or by the combination of both. This feature allows for the control of the on-voltage of the transistors, from depletion to enhancement mode, for instance. Moreover, this specific characteristic allows the implementation of universal logic gates (NAND and NOR) using only one transistor, by setting the proper combination of the voltage level applied at each gate. This way a simple and universal device architecture can be envisaged towards the simplification of the production of low power electronic systems on paper.

KW - dual-gate oxide-based field effect transistors

KW - paper electronics

KW - paper transistors

KW - universal logic gates

UR - http://www.scopus.com/inward/record.url?scp=85055740789&partnerID=8YFLogxK

U2 - 10.1002/aelm.201800423

DO - 10.1002/aelm.201800423

M3 - Article

VL - 4

JO - Advanced Electronic Materials

JF - Advanced Electronic Materials

SN - 2199-160X

IS - 12

M1 - 1800423

ER -