This paper introduces a variability-aware methodology for the design of LC-VCOs in Nano-CMOS technologies. The complexity of the design as well as the necessity for having an environment offering the possibility for exploring design trade-offs has led to the development of design methodologies based multi-objective optimization procedures yielding the generation of Pareto-optimal surfaces. The efficiency of the process is granted by using analytical models for both passive and active devices. Although physics-based analytical expressions have been proposed for the evaluation of the lumped elements, the variability of the process parameters is usually ignored due to the difficulty to formalize it into an optimization performance index. The usually adopted methodology of considering only optimum solutions for the Pareto surface, may lead to pruning quasi-optimal solutions that may prove to be better, should their sensitivity to process parameter variation be accounted for. In this work we propose starting by generating an extended Pareto surface where both optimum and quasi-optimum solutions are considered. Finally information on the sensitivity to process parameter variations, is used for electing the best design solution.
|Title of host publication||IFIP Advances in Information and Communication Technology|
|Editors||L Camarinha-Matos, E Shahamatnia, G Nunes|
|Publication status||Published - 1 Jan 2012|
|Event||3rd IFIP/SOCOLNET Doctoral Conference on Computing, Electrical and Industrial Systems - |
Duration: 1 Jan 2012 → …
|Conference||3rd IFIP/SOCOLNET Doctoral Conference on Computing, Electrical and Industrial Systems|
|Period||1/01/12 → …|