Low-power CMOS comparator with embedded amplification for ultra-high-speed ADCs

J. P. Oliveira; J. Goes; B. Esperança; N. Paulino; J. Fernandes

Low-power CMOS comparator with embedded amplification for ultra-high-speed ADCs

J. P. Oliveira, J. Goes, B. Esperança, N. Paulino, J. Fernandes

UNINOVA-Instituto de Desenvolvimento de Novas Tecnologias

Research output: Contribution to journal › Conference article › peer-review

7 Citations (Scopus)

Abstract

In this paper the challenge of improving the energy-efficiency of comparators is addressed, by proposing a novel comparator structure, to be used in ultra-high-speed ADCs. In this comparator, the pre-amplification is embedded in the input switched-capacitor network by using the passive-amplification capability of MOS devices. Simulated results show that this comparator exhibits low-offset ultra-fast regeneration-time and high energy-efficiency.

Original language	English
Article number	4253460
Pages (from-to)	3602-3605
Number of pages	4
Journal	Proceedings - IEEE International Symposium on Circuits and Systems
Publication status	Published - 27 Sept 2007
Event	2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, LA, United States Duration: 27 May 2007 → 30 May 2007

Keywords

Energy efficiency
Switching networks
Amplification
Analog to digital conversion
CMOS integrated circuits
Computer simulation
Embedded systems

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Cite this

@article{42b96f55fd204934a7914f2382b4e050,

title = "Low-power CMOS comparator with embedded amplification for ultra-high-speed ADCs",

abstract = "In this paper the challenge of improving the energy-efficiency of comparators is addressed, by proposing a novel comparator structure, to be used in ultra-high-speed ADCs. In this comparator, the pre-amplification is embedded in the input switched-capacitor network by using the passive-amplification capability of MOS devices. Simulated results show that this comparator exhibits low-offset ultra-fast regeneration-time and high energy-efficiency.",

keywords = "Energy efficiency, Switching networks, Amplification, Analog to digital conversion, CMOS integrated circuits, Computer simulation, Embedded systems",

author = "Oliveira, {J. P.} and J. Goes and B. Esperan{\c c}a and N. Paulino and J. Fernandes",

year = "2007",

month = sep,

day = "27",

language = "English",

pages = "3602--3605",

journal = "Proceedings - IEEE International Symposium on Circuits and Systems",

issn = "0271-4310",

publisher = "IEEE; 1999",

note = "2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 ; Conference date: 27-05-2007 Through 30-05-2007",

}

TY - JOUR

T1 - Low-power CMOS comparator with embedded amplification for ultra-high-speed ADCs

AU - Oliveira, J. P.

AU - Goes, J.

AU - Esperança, B.

AU - Paulino, N.

AU - Fernandes, J.

PY - 2007/9/27

Y1 - 2007/9/27

N2 - In this paper the challenge of improving the energy-efficiency of comparators is addressed, by proposing a novel comparator structure, to be used in ultra-high-speed ADCs. In this comparator, the pre-amplification is embedded in the input switched-capacitor network by using the passive-amplification capability of MOS devices. Simulated results show that this comparator exhibits low-offset ultra-fast regeneration-time and high energy-efficiency.

AB - In this paper the challenge of improving the energy-efficiency of comparators is addressed, by proposing a novel comparator structure, to be used in ultra-high-speed ADCs. In this comparator, the pre-amplification is embedded in the input switched-capacitor network by using the passive-amplification capability of MOS devices. Simulated results show that this comparator exhibits low-offset ultra-fast regeneration-time and high energy-efficiency.

KW - Energy efficiency

KW - Switching networks

KW - Amplification

KW - Analog to digital conversion

KW - CMOS integrated circuits

KW - Computer simulation

KW - Embedded systems

UR - http://www.scopus.com/inward/record.url?scp=34548858984&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:34548858984

SN - 0271-4310

SP - 3602

EP - 3605

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

M1 - 4253460

T2 - 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007

Y2 - 27 May 2007 through 30 May 2007

ER -

Low-power CMOS comparator with embedded amplification for ultra-high-speed ADCs

Abstract

Keywords

UN SDGs

Other files and links

Fingerprint

Cite this