FPGA-based Hardware-in-the-Loop system bits capacity evaluation based on induction motor model

Mikhail Mudrov, Anatoliy Zyuzev, Konstantin Nesterov, Stanimir Valtchev

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

2 Citations (Scopus)

Fingerprint Dive into the research topics of 'FPGA-based Hardware-in-the-Loop system bits capacity evaluation based on induction motor model'. Together they form a unique fingerprint.

Engineering & Materials Science