Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies

João Carlos da Palma Goes; Nuno Filipe Silva Veríssimo Paulino; DEE Group Author

doi:10.1109/ICECS.2007.4510969

Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies

João Carlos da Palma Goes, Nuno Filipe Silva Veríssimo Paulino, DEE Group Author

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

1 Citation (Scopus)

Abstract

This paper describes the efficient design of improved switch-linearization control circuits to drive CMOS switches when very low distortions are targeted. Besides better area efficiency, since no charge-pump circuit is required, the described circuit has the advantage over conventional clock-bootstrapping circuits of exhibiting low-stress, since large gate voltages are avoided. Exhaustive corner simulation results of a practical sample-and-hold circuit show that, using the proposed circuit, linearity/distortion levels above 12-bits can be reached over the entire Nyquist band.

Original language	Unknown
Title of host publication	IEEE International Conference on Electronics, Circuits and Systems
Pages	218-221
DOIs	https://doi.org/10.1109/ICECS.2007.4510969
Publication status	Published - 1 Jan 2007
Event	14th IEEE International Conference on Electronics, Circuits and Systems - Duration: 1 Jan 2007 → …

Conference

Conference	14th IEEE International Conference on Electronics, Circuits and Systems
Period	1/01/07 → …

Access to Document

10.1109/ICECS.2007.4510969

http://oa.uninova.pt/1433/

Cite this

@inproceedings{717994495bb94ab2a18c823ba2b7b1fc,

title = "Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies",

abstract = "This paper describes the efficient design of improved switch-linearization control circuits to drive CMOS switches when very low distortions are targeted. Besides better area efficiency, since no charge-pump circuit is required, the described circuit has the advantage over conventional clock-bootstrapping circuits of exhibiting low-stress, since large gate voltages are avoided. Exhaustive corner simulation results of a practical sample-and-hold circuit show that, using the proposed circuit, linearity/distortion levels above 12-bits can be reached over the entire Nyquist band.",

author = "Goes, {Jo{\~a}o Carlos da Palma} and Paulino, {Nuno Filipe Silva Ver{\'i}ssimo} and {DEE Group Author}",

year = "2007",

month = jan,

day = "1",

doi = "10.1109/ICECS.2007.4510969",

language = "Unknown",

isbn = "978-1-4244-1377-5",

pages = "218--221",

booktitle = "IEEE International Conference on Electronics, Circuits and Systems",

note = "14th IEEE International Conference on Electronics, Circuits and Systems ; Conference date: 01-01-2007",

}

Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies. / Goes, João Carlos da Palma ; Paulino, Nuno Filipe Silva Veríssimo; DEE Group Author.
IEEE International Conference on Electronics, Circuits and Systems. 2007. p. 218-221.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Design of Improved Rail-to-Rail Low-Distortion and Low-Stress Switches in Advanced CMOS Technologies

AU - Goes, João Carlos da Palma

AU - Paulino, Nuno Filipe Silva Veríssimo

AU - DEE Group Author

PY - 2007/1/1

Y1 - 2007/1/1

N2 - This paper describes the efficient design of improved switch-linearization control circuits to drive CMOS switches when very low distortions are targeted. Besides better area efficiency, since no charge-pump circuit is required, the described circuit has the advantage over conventional clock-bootstrapping circuits of exhibiting low-stress, since large gate voltages are avoided. Exhaustive corner simulation results of a practical sample-and-hold circuit show that, using the proposed circuit, linearity/distortion levels above 12-bits can be reached over the entire Nyquist band.

AB - This paper describes the efficient design of improved switch-linearization control circuits to drive CMOS switches when very low distortions are targeted. Besides better area efficiency, since no charge-pump circuit is required, the described circuit has the advantage over conventional clock-bootstrapping circuits of exhibiting low-stress, since large gate voltages are avoided. Exhaustive corner simulation results of a practical sample-and-hold circuit show that, using the proposed circuit, linearity/distortion levels above 12-bits can be reached over the entire Nyquist band.

U2 - 10.1109/ICECS.2007.4510969

DO - 10.1109/ICECS.2007.4510969

M3 - Conference contribution

SN - 978-1-4244-1377-5

SP - 218

EP - 221

BT - IEEE International Conference on Electronics, Circuits and Systems

T2 - 14th IEEE International Conference on Electronics, Circuits and Systems

Y2 - 1 January 2007

ER -