Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance

Rui Manuel Leitão Santos-tavares; Adolfo Sanchez Steiger-garção; João Carlos da Palma Goes; DEE Group Author

doi:10.1109/ISCAS.2003.1205534

Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance

Rui Manuel Leitão Santos-tavares, Adolfo Sanchez Steiger-garção, João Carlos da Palma Goes, DEE Group Author

Research output: Contribution to journal › Article › peer-review

4 Citations (Scopus)

Abstract

This paper presents a novel method for designing and optimizing high-speed low-voltage two-stage amplifiers with enhanced performance. On the one hand, at circuit level, an additional degree-of-freedom is added to the topology that allows reaching, simultaneously, high DC gain and fast settling response without increasing the power dissipation. On the other hand, an efficient method for optimizing the settling-response of the amplifiers in the time-domain is presented A design example with simulated results is finally shown to validate the proposed ideas.

Original language	Unknown
Pages (from-to)	197-200
Journal	PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I
Volume	I
Issue number	NA
DOIs	https://doi.org/10.1109/ISCAS.2003.1205534
Publication status	Published - 1 Jan 2003

Access to Document

10.1109/ISCAS.2003.1205534

Cite this

@article{0850213443054b92aa8f192476ba1687,

title = "Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance",

abstract = "This paper presents a novel method for designing and optimizing high-speed low-voltage two-stage amplifiers with enhanced performance. On the one hand, at circuit level, an additional degree-of-freedom is added to the topology that allows reaching, simultaneously, high DC gain and fast settling response without increasing the power dissipation. On the other hand, an efficient method for optimizing the settling-response of the amplifiers in the time-domain is presented A design example with simulated results is finally shown to validate the proposed ideas.",

author = "Santos-tavares, \{Rui Manuel Leit{\~a}o\} and Steiger-gar{\c c}{\~a}o, \{Adolfo Sanchez\} and Goes, \{Jo{\~a}o Carlos da Palma\} and \{DEE Group Author\}",

year = "2003",

month = jan,

day = "1",

doi = "10.1109/ISCAS.2003.1205534",

language = "Unknown",

volume = "I",

pages = "197--200",

journal = "PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I",

number = "NA",

}

Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance. / Santos-tavares, Rui Manuel Leitão ; Steiger-garção, Adolfo Sanchez ; Goes, João Carlos da Palma et al.
In: PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, Vol. I, No. NA, 01.01.2003, p. 197-200.

Research output: Contribution to journal › Article › peer-review

TY - JOUR

T1 - Design and optimization of low-voltage two-stage CMOS amplifiers with enhanced performance

AU - Santos-tavares, Rui Manuel Leitão

AU - Steiger-garção, Adolfo Sanchez

AU - Goes, João Carlos da Palma

AU - DEE Group Author

PY - 2003/1/1

Y1 - 2003/1/1

N2 - This paper presents a novel method for designing and optimizing high-speed low-voltage two-stage amplifiers with enhanced performance. On the one hand, at circuit level, an additional degree-of-freedom is added to the topology that allows reaching, simultaneously, high DC gain and fast settling response without increasing the power dissipation. On the other hand, an efficient method for optimizing the settling-response of the amplifiers in the time-domain is presented A design example with simulated results is finally shown to validate the proposed ideas.

AB - This paper presents a novel method for designing and optimizing high-speed low-voltage two-stage amplifiers with enhanced performance. On the one hand, at circuit level, an additional degree-of-freedom is added to the topology that allows reaching, simultaneously, high DC gain and fast settling response without increasing the power dissipation. On the other hand, an efficient method for optimizing the settling-response of the amplifiers in the time-domain is presented A design example with simulated results is finally shown to validate the proposed ideas.

U2 - 10.1109/ISCAS.2003.1205534

DO - 10.1109/ISCAS.2003.1205534

M3 - Article

VL - I

SP - 197

EP - 200

JO - PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I

JF - PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I

IS - NA

ER -