Analog-to-Digital Converters with Embedded IF Mixing Using Variable Reference Voltages

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

1 Citation (Scopus)


This paper presents a new technique for the design of receiver architectures, based on the use of variable reference voltages in ADCs. The main goal is to improve the SNDR of a receiver chain when compared to traditional architectures like Low-IF or Subsampling, while performing down-conversion without the need of a Mixer block. The proposed technique takes advantage of the inherent capability of the ADC to perform the multiplication operation. High-level model simulations show that this technique is capable of improving the SNDR by about 5 dB (from 50 to 55 dB), while avoiding out-of-band noise aliasing, when compared to the referred techniques.
Original languageEnglish
Title of host publicationCircuits and Systems (ISCAS), 2014 IEEE International Symposium on
Publication statusPublished - 2014
EventIEEE Int. Symp. Circuits and Systems (ISCAS’14) -
Duration: 1 Jan 2014 → …


ConferenceIEEE Int. Symp. Circuits and Systems (ISCAS’14)
Period1/01/14 → …


Dive into the research topics of 'Analog-to-Digital Converters with Embedded IF Mixing Using Variable Reference Voltages'. Together they form a unique fingerprint.

Cite this