TY - JOUR
T1 - An ultra-low power wake-Up timer compatible with n-FET based flexible technologies
AU - Narbón, D.
AU - Soler-Fernández, J. L.
AU - Santos, A.
AU - Barquinha, P.
AU - Martins, R.
AU - Diéguez, A.
AU - Prades, J. D.
AU - Alonso, O.
N1 - info:eu-repo/grantAgreement/EC/H2020/951774/EU#
info:eu-repo/grantAgreement/FCT/6817 - DCRRNI ID/LA%2FP%2F0037%2F2020/PT#
info:eu-repo/grantAgreement/FCT/6817 - DCRRNI ID/UIDP%2F50025%2F2020/PT#
info:eu-repo/grantAgreement/FCT/Concurso de avaliação no âmbito do Programa Plurianual de Financiamento de Unidades de I&D (2017%2F2018) - Financiamento Base/UIDB%2F50025%2F2020/PT#
Funding Information:
This work was supported by the European Union’s Horizon 2020 Research and Innovation Programme, under grant agreement Nr. 951774. JLSF thanks the Spanish Ministry of Universities for its support through the FPU fellowship grant (FPU22/01008). JDP acknowledges the sponsorship of the Alexander von Humboldt Professorship of the Humboldt Foundation and the Federal Ministry for Education and Research (Germany). This work also received funding from the European Community’s Horizon Europe program (ERC-POC FLETRAD, grant agreement no. 101082283) and from National Funds through the FCT - Fundação para a Ciência e a Tecnologia, I.P., projects LA/P/0037/2020, UIDP/50025/2020 and UIDB/50025/2020. This research was also supported by the Generalitat de Catalunya through the grant 2021 SGR 01108.
Publisher Copyright:
© The Author(s) 2025.
PY - 2025/1/12
Y1 - 2025/1/12
N2 - Flexible integrated circuits (FlexICs) have drawn increasing attention, particularly in remote sensors and wearables operating in a limited power budget. Here, we present an ultra-low power timer designed to wake-up an external circuit periodically, from a deep-sleep state into an active state, thereby largely reducing the system power consumption. We achieved this with a circuit topology that exploits the transistor’s leakage current to generate a low frequency wake-up signal. This topology is compatible with IC technologies where only n-type transistors are available. The design was implemented with the sustainable FlexIC process of PragmatIC, that is based on Indium Gallium Zinc Oxide (IGZO) thin-film transistors. Our timer generates mean wake-up frequency of 0.24 ± 0.15 Hz, with a mean power consumption of 26.7 ± 14.1 nW. In this paper, we provide details of the Wake-Up timer’s design and performance at different supply voltages, under temperature variations and different light conditions.
AB - Flexible integrated circuits (FlexICs) have drawn increasing attention, particularly in remote sensors and wearables operating in a limited power budget. Here, we present an ultra-low power timer designed to wake-up an external circuit periodically, from a deep-sleep state into an active state, thereby largely reducing the system power consumption. We achieved this with a circuit topology that exploits the transistor’s leakage current to generate a low frequency wake-up signal. This topology is compatible with IC technologies where only n-type transistors are available. The design was implemented with the sustainable FlexIC process of PragmatIC, that is based on Indium Gallium Zinc Oxide (IGZO) thin-film transistors. Our timer generates mean wake-up frequency of 0.24 ± 0.15 Hz, with a mean power consumption of 26.7 ± 14.1 nW. In this paper, we provide details of the Wake-Up timer’s design and performance at different supply voltages, under temperature variations and different light conditions.
UR - http://www.scopus.com/inward/record.url?scp=85218245814&partnerID=8YFLogxK
UR - https://www.webofscience.com/wos/woscc/full-record/WOS:001396076600001
U2 - 10.1038/s41528-024-00374-4
DO - 10.1038/s41528-024-00374-4
M3 - Article
AN - SCOPUS:85218245814
SN - 2397-4621
VL - 9
SP - 1
EP - 13
JO - npj Flexible Electronics
JF - npj Flexible Electronics
M1 - 3
ER -