A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling

João Carlos da Palma Goes; Nuno Filipe Silva Veríssimo Paulino; DEE Group Author

doi:10.1109/ISCAS.2011.5937826

A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling

João Carlos da Palma Goes, Nuno Filipe Silva Veríssimo Paulino, DEE Group Author

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

2 Citations (Scopus)

Abstract

This paper presents a novel Delta Sigma circuit based on the implementation of discrete time filters using very incomplete settling. This approach allows building a Delta Sigma M with mostly dynamic elements thus reducing the power dissipation. A 2(nd) order Delta Sigma M architecture, using this technique, is presented and analyzed. High-level and transient noise electrical simulations prove the validity of the concept. Electrical simulations show that the Delta Sigma M achieves a peak SNDR of 74.0 dB, a peak SNR of 78.6 dB and a dynamic range of 82.4 dB for a signal with a bandwidth of 300 kHz, while dissipating 204 mu W from a 1.1 V power supply voltage, indicating that, a FOM of 174 dB can be reached.

Original language	Unknown
Title of host publication	Procedings of the International Symposium on Circuits and Systems (ISCAS), 2011
Pages	1367-1370
Volume	1
ISBN (Electronic)	978-1-4244-9472-9
DOIs	https://doi.org/10.1109/ISCAS.2011.5937826
Publication status	Published - 1 Jan 2011
Event	International Symposium on Circuits and Systems (ISCAS), 2011 - Duration: 1 Jan 2011 → …

Conference

Conference	International Symposium on Circuits and Systems (ISCAS), 2011
Period	1/01/11 → …

Access to Document

10.1109/ISCAS.2011.5937826

Cite this

@inproceedings{b2374cd6b674409fa805101a4ff7dbd7,

title = "A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling",

abstract = "This paper presents a novel Delta Sigma circuit based on the implementation of discrete time filters using very incomplete settling. This approach allows building a Delta Sigma M with mostly dynamic elements thus reducing the power dissipation. A 2(nd) order Delta Sigma M architecture, using this technique, is presented and analyzed. High-level and transient noise electrical simulations prove the validity of the concept. Electrical simulations show that the Delta Sigma M achieves a peak SNDR of 74.0 dB, a peak SNR of 78.6 dB and a dynamic range of 82.4 dB for a signal with a bandwidth of 300 kHz, while dissipating 204 mu W from a 1.1 V power supply voltage, indicating that, a FOM of 174 dB can be reached.",

author = "Goes, {Jo{\~a}o Carlos da Palma} and Paulino, {Nuno Filipe Silva Ver{\'i}ssimo} and {DEE Group Author}",

year = "2011",

month = jan,

day = "1",

doi = "10.1109/ISCAS.2011.5937826",

language = "Unknown",

isbn = "978-1-4244-9473-6",

volume = "1",

pages = "1367--1370",

booktitle = "Procedings of the International Symposium on Circuits and Systems (ISCAS), 2011",

note = "International Symposium on Circuits and Systems (ISCAS), 2011 ; Conference date: 01-01-2011",

}

A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling. / Goes, João Carlos da Palma ; Paulino, Nuno Filipe Silva Veríssimo; DEE Group Author.
Procedings of the International Symposium on Circuits and Systems (ISCAS), 2011. Vol. 1 2011. p. 1367-1370.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling

AU - Goes, João Carlos da Palma

AU - Paulino, Nuno Filipe Silva Veríssimo

AU - DEE Group Author

PY - 2011/1/1

Y1 - 2011/1/1

N2 - This paper presents a novel Delta Sigma circuit based on the implementation of discrete time filters using very incomplete settling. This approach allows building a Delta Sigma M with mostly dynamic elements thus reducing the power dissipation. A 2(nd) order Delta Sigma M architecture, using this technique, is presented and analyzed. High-level and transient noise electrical simulations prove the validity of the concept. Electrical simulations show that the Delta Sigma M achieves a peak SNDR of 74.0 dB, a peak SNR of 78.6 dB and a dynamic range of 82.4 dB for a signal with a bandwidth of 300 kHz, while dissipating 204 mu W from a 1.1 V power supply voltage, indicating that, a FOM of 174 dB can be reached.

AB - This paper presents a novel Delta Sigma circuit based on the implementation of discrete time filters using very incomplete settling. This approach allows building a Delta Sigma M with mostly dynamic elements thus reducing the power dissipation. A 2(nd) order Delta Sigma M architecture, using this technique, is presented and analyzed. High-level and transient noise electrical simulations prove the validity of the concept. Electrical simulations show that the Delta Sigma M achieves a peak SNDR of 74.0 dB, a peak SNR of 78.6 dB and a dynamic range of 82.4 dB for a signal with a bandwidth of 300 kHz, while dissipating 204 mu W from a 1.1 V power supply voltage, indicating that, a FOM of 174 dB can be reached.

U2 - 10.1109/ISCAS.2011.5937826

DO - 10.1109/ISCAS.2011.5937826

M3 - Conference contribution

SN - 978-1-4244-9473-6

VL - 1

SP - 1367

EP - 1370

BT - Procedings of the International Symposium on Circuits and Systems (ISCAS), 2011

T2 - International Symposium on Circuits and Systems (ISCAS), 2011

Y2 - 1 January 2011

ER -