A Second-Order Switched-Capacitor Delta Sigma Modulator Using Very Incomplete Settling

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

2 Citations (Scopus)

Abstract

This paper presents a novel Delta Sigma circuit based on the implementation of discrete time filters using very incomplete settling. This approach allows building a Delta Sigma M with mostly dynamic elements thus reducing the power dissipation. A 2(nd) order Delta Sigma M architecture, using this technique, is presented and analyzed. High-level and transient noise electrical simulations prove the validity of the concept. Electrical simulations show that the Delta Sigma M achieves a peak SNDR of 74.0 dB, a peak SNR of 78.6 dB and a dynamic range of 82.4 dB for a signal with a bandwidth of 300 kHz, while dissipating 204 mu W from a 1.1 V power supply voltage, indicating that, a FOM of 174 dB can be reached.
Original languageUnknown
Title of host publicationProcedings of the International Symposium on Circuits and Systems (ISCAS), 2011
Pages1367-1370
Volume1
ISBN (Electronic)978-1-4244-9472-9
DOIs
Publication statusPublished - 1 Jan 2011
EventInternational Symposium on Circuits and Systems (ISCAS), 2011 -
Duration: 1 Jan 2011 → …

Conference

ConferenceInternational Symposium on Circuits and Systems (ISCAS), 2011
Period1/01/11 → …

Cite this