A hybrid current-mode passive second-order continuous-time ΣΔ modulator

Pawel Sniatala; Mariusz Naumowicz; Joao L.A. de Melo; Nuno Filipe Silva Veríssimo Paulino; João Carlos da Palma Goes

doi:10.1109/MIXDES.2014.6872168

A hybrid current-mode passive second-order continuous-time ΣΔ modulator

Pawel Sniatala, Mariusz Naumowicz, Joao L.A. de Melo, Nuno Filipe Silva Veríssimo Paulino, João Carlos da Palma Goes

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

5 Citations (Scopus)

Abstract

This paper describes the design of a current-mode, active-passive second-order, continuous-time Sigma-Delta Modulator(ΣΔM). The proposed ΣΔM uses a single continuous-time current-mode integrator combined with low-pass passive filter topology. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 400 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 60.7 dB and a dynamic range(DR) of 65 dB while dissipating 132 μW which corresponds to an efficiency of 37.3 fJ/conv. The proposed architecture allows to obtain the best compromise between power consumption and performance of the ADC.

Original language	English
Title of host publication	Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference
Pages	117 - 120
ISBN (Electronic)	978-83-63578-04-6
DOIs	https://doi.org/10.1109/MIXDES.2014.6872168
Publication status	Published - 2014
Event	21st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES) - Duration: 1 Jan 2014 → …

Conference

Conference	21st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES)
Period	1/01/14 → …

Keywords

Current-mode
Sigma-delta modulator

Access to Document

10.1109/MIXDES.2014.6872168

Cite this

@inproceedings{b4ee69c126de4b5bbea8d7a2fb067a9e,

title = "A hybrid current-mode passive second-order continuous-time ΣΔ modulator",

abstract = "This paper describes the design of a current-mode, active-passive second-order, continuous-time Sigma-Delta Modulator(ΣΔM). The proposed ΣΔM uses a single continuous-time current-mode integrator combined with low-pass passive filter topology. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 400 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 60.7 dB and a dynamic range(DR) of 65 dB while dissipating 132 μW which corresponds to an efficiency of 37.3 fJ/conv. The proposed architecture allows to obtain the best compromise between power consumption and performance of the ADC.",

keywords = "Current-Mode, Sigma-Delta Modulator, Current-mode, Sigma-delta modulator",

author = "Pawel Sniatala and Mariusz Naumowicz and {de Melo}, {Joao L.A.} and Paulino, {Nuno Filipe Silva Ver{\'i}ssimo} and Goes, {Jo{\~a}o Carlos da Palma}",

note = "This work was supported by the Portuguese Foundation for Science and Technology ( CTS multiannual funding) through the PIDDAC Program funds, projects DISRUPTIVE ( EXCL/ EEI- ELC/ 0261/ 2012) and PEST ( PEST- OE/ EEI/ UI0066/ 2011) and also through Ph. D. Grant ( SFRH/ BD/ 72362/ 2010).; 21st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES) ; Conference date: 01-01-2014",

year = "2014",

doi = "10.1109/MIXDES.2014.6872168",

language = "English",

isbn = "978-83-63578-03-9",

pages = "117 -- 120",

booktitle = "Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference",

}

Sniatala, P, Naumowicz, M, de Melo, JLA, Paulino, NFSV & Goes, JCDP 2014, A hybrid current-mode passive second-order continuous-time ΣΔ modulator. in Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference., 6872168, pp. 117 - 120, 21st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES), 1/01/14. https://doi.org/10.1109/MIXDES.2014.6872168

A hybrid current-mode passive second-order continuous-time ΣΔ modulator. / Sniatala, Pawel; Naumowicz, Mariusz; de Melo, Joao L.A. et al.
Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference. 2014. p. 117 - 120 6872168.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - A hybrid current-mode passive second-order continuous-time ΣΔ modulator

AU - Sniatala, Pawel

AU - Naumowicz, Mariusz

AU - de Melo, Joao L.A.

AU - Paulino, Nuno Filipe Silva Veríssimo

AU - Goes, João Carlos da Palma

N1 - This work was supported by the Portuguese Foundation for Science and Technology ( CTS multiannual funding) through the PIDDAC Program funds, projects DISRUPTIVE ( EXCL/ EEI- ELC/ 0261/ 2012) and PEST ( PEST- OE/ EEI/ UI0066/ 2011) and also through Ph. D. Grant ( SFRH/ BD/ 72362/ 2010).

PY - 2014

Y1 - 2014

N2 - This paper describes the design of a current-mode, active-passive second-order, continuous-time Sigma-Delta Modulator(ΣΔM). The proposed ΣΔM uses a single continuous-time current-mode integrator combined with low-pass passive filter topology. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 400 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 60.7 dB and a dynamic range(DR) of 65 dB while dissipating 132 μW which corresponds to an efficiency of 37.3 fJ/conv. The proposed architecture allows to obtain the best compromise between power consumption and performance of the ADC.

AB - This paper describes the design of a current-mode, active-passive second-order, continuous-time Sigma-Delta Modulator(ΣΔM). The proposed ΣΔM uses a single continuous-time current-mode integrator combined with low-pass passive filter topology. The resulting circuit, designed in a 65 nm 1.2 V CMOS technology, has a bandwidth of 2 MHz for a clock frequency of 400 MHz. The electrical simulation results show that it achieves a maximum signal-to-noise-plus-distortion ratio (SNDR) of 60.7 dB and a dynamic range(DR) of 65 dB while dissipating 132 μW which corresponds to an efficiency of 37.3 fJ/conv. The proposed architecture allows to obtain the best compromise between power consumption and performance of the ADC.

KW - Current-Mode

KW - Sigma-Delta Modulator

KW - Current-mode

KW - Sigma-delta modulator

U2 - 10.1109/MIXDES.2014.6872168

DO - 10.1109/MIXDES.2014.6872168

M3 - Conference contribution

SN - 978-83-63578-03-9

SP - 117

EP - 120

BT - Mixed Design of Integrated Circuits & Systems (MIXDES), 2014 Proceedings of the 21st International Conference

T2 - 21st International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES)

Y2 - 1 January 2014

ER -

A hybrid current-mode passive second-order continuous-time ΣΔ modulator

Abstract

Conference

Keywords

Access to Document

Fingerprint

Cite this