Abstract
This paper presents a comparitive study of ring oscillators (RO) using amorphous Indium Gallium Zinc Oxide (a-IGZO) thin-film transistors (TFTs) to implement on-chip clock generator for flexible electronic systems. A five-stage RO has been implemented with different inverter topologies using IGZO TFTs, which includes Diode connected load, Capacitive bootstrapping (BS), Pseudo-CMOS and Pseudo-CMOS bootstrapping architectures. These topologies have been simulated using in-house IGZO TFT models under similar conditions using different power supplies (10 V, 15 V and 20 V) in cadence environment. Among all architechtures Capacitive bootstrapping RO has ensured highest frequency of operation in the order of MHz and an output swing of 82% of V DD . Whereas, Pseudo-CMOS based RO provides the lowest power consumption in the order of μW with an output swing of 57% of V DD . On the other hand, the combination of Pseudo CMOS and bootstrapping has ensured highest voltage swing of 95% of V DD . In terms of power delay product (PDP) BS RO is superior with respect to other topologies. This work provides a clear insight to the designer to choose a particular topology for given application, mainly for on-chip clock generation for flexible electronic systems based on the requirements.
Original language | English |
---|---|
Title of host publication | 2018 International Flexible Electronics Technology Conference, IFETC 2018 |
Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
ISBN (Electronic) | 9781538633571 |
DOIs | |
Publication status | Published - 19 Dec 2018 |
Event | 2018 International Flexible Electronics Technology Conference, IFETC 2018 - Ottawa, Canada Duration: 7 Aug 2018 → 9 Aug 2018 |
Conference
Conference | 2018 International Flexible Electronics Technology Conference, IFETC 2018 |
---|---|
Country/Territory | Canada |
City | Ottawa |
Period | 7/08/18 → 9/08/18 |
Keywords
- A-IGZO TFTs
- Bootstrapping
- Flexible on-chip clock generator
- Pseudo-CMOS
- Ring Oscillator