A 3rd order MASH switched-capacitor ΣΔM using ultra incomplete settling employing an area reduction technique

David Fouto, Nuno Paulino

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

3 Citations (Scopus)

Abstract

This paper describes a switched capacitor, 3rd order MASH 2-1 ΣΔ modulator, for signals with a bandwidth of 20kHz, using passive integrators implemented based on the ultra incomplete settling (UIS) concept. The UIS concept requires RC time constant values much larger than the clock period. Due to the low signal bandwidth the clock frequency is 10 MHz, which would result in large resistors and capacitors that would occupy a large area. The proposed circuit uses monostable circuits to reduce the active time of the clock signals, reducing the area occupied by the resistors and capacitors. Electrical transient noise simulations of the complete ΣΔ circuit show that the modulator achieves a peak SNDR of 92.06 dB, an ENOB of 15 bits and a DR of 111.4 dB for a signal bandwidth of 20 kHz, while dissipating 86 μW from a 1.1 V power supply voltage, resulting in a FOMW of 65.6 fJ/conv.-step and a FOMs of 176 dB.

Original languageEnglish
Title of host publication2017 IEEE International Symposium on Circuits and Systems (ISCAS)
Subtitle of host publicationFrom Dreams to Innovation
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
ISBN (Electronic)978-1-4673-6853-7
ISBN (Print)978-1-5090-1427-9
DOIs
Publication statusPublished - 25 Sept 2017
Event50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 - Baltimore, United States
Duration: 28 May 201731 May 2017

Publication series

NameIEEE International Symposium on Circuits and Systems
PublisherIEEE
VolumeSep-2017
ISSN (Electronic)2379-447X

Conference

Conference50th IEEE International Symposium on Circuits and Systems, ISCAS 2017
Country/TerritoryUnited States
CityBaltimore
Period28/05/1731/05/17

Keywords

  • analog-to-digital (A/D) conversion
  • audio converter
  • MASH
  • monostable circuit
  • passive integrator
  • passive SC filter
  • Sigma-Delta modulator

Fingerprint

Dive into the research topics of 'A 3rd order MASH switched-capacitor ΣΔM using ultra incomplete settling employing an area reduction technique'. Together they form a unique fingerprint.

Cite this