A 1 mW Low Phase-noise Relaxation Oscillator

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

5 Citations (Scopus)

Abstract

We present a new RC relaxation oscillator with pulse self biasing, to reduce power consumption, and with harmonic filtering and resistor feedback, to reduce phase-noise. A circuit prototype in the hundreds of MHz range, designed in a 130 nm CMOS technology has a very low phase-noise, -132.6 dBc/Hz @ 10 MHz offset, and the power consumption is only 1 mW, which leads to a figure of merit (FOM) of -159.1 dBc/Hz.
Original languageUnknown
Title of host publicationIEEE International Symposium on Circuits and Systems
Pages1133-1136
ISBN (Electronic)978-1-4244-9472-9
DOIs
Publication statusPublished - 1 Jan 2011
Event2011 IEEE International Symposium on Circuits and Systems (ISCAS) -
Duration: 1 Jan 2011 → …

Conference

Conference2011 IEEE International Symposium on Circuits and Systems (ISCAS)
Period1/01/11 → …

Cite this